Abstract -Ramp-signal generators are particularly critical in controlling the frequency and dutycycle of pulse-width modulated (PWM) switching supplies. They are normally implemented with a timed charging current source into a capacitor and a reset switch controlled by two comparators whose reference signals set the lower and upper limits of the ramp. A fast comparator is required to ensure the reset operation is short and therefore mitigate its adverse effects on switching supply frequency. Unfortunately, the resulting delay requirements of the comparator are often stringent and difficult to meet under low power conditions. To alleviate the comparator's bandwidth requirement, a scheme is proposed by which the circuit generates a non-ideal ramp with its reset time to be 10% of period utilizing the fact that the ramp signal is needed in DC-DC converter's controller feedback loop only until the duty-cycle is set. Therefore, the condition on comparator delay and its respective power is relaxed. The proposed scheme was experimentally verified with a 770 kHz ramp generator prototype embedded in a current-mode controller buck DC-DC converter built in a 0.5-µm CMOS process, which achieved 28 mV amplitude accuracy with current consumption of 256 µA.
INTRODUCTION
Among others, ramp-and pulse-signal generators are critical building blocks in built-in self-test (BIST), phase-locked loop (PLL), neural network, and pulse-width modulated (PWM) switching power supply applications [1] [2] [3] [4] . In controllers of DC-DC converters, the pulse, as the name implies, is a digital signal whose width is normally much smaller than its period (e.g., 50 ns pulse within a 1 µs cycle). The ramp, on the other hand, is an analog signal with non-zero upper (V H ) and lower (V L ) voltage limits whose absolute amplitude is governed by the stability criteria of the system's negative feedback loop [5] and whose values are determined by the input common-mode range requirements of the loading amplifiers and comparators they drive. The signal frequency ranges from a few kHz to the several MHz that state-of-the-art switching supplies demand [6] .
Conventionally to generate ramp signal, after an initial reset event, a capacitor is slowly charged with charge-current I Chg until the capacitor voltage (ramp) reaches upper limit V H (Figure 1 ), at which point the comparator trips and quickly resets the ramp to ground with low resistance switch S Dchg , marking the beginning of another cycle [2] [3] [4] [5] [6] [7] [8] . However, quickly discharging C to ground via a finite-delay comparator causes the lower limit of the ramp to reset below lower threshold V L , introducing an error equal to
where dV Fall /dt is the capacitor's discharge rate and t Dly is comparator CMP2's delay. Even a few nano-seconds of delay causes an error of hundreds of milli-Volts because dV Fall /dt is high. The resulting period is therefore the time required to charge C from the less than predictable low voltage
If a 100 mV peak-to-peak ramp is designed with a 10 V/µs discharge rate, for example, a 2 ns delay comparator is required to limit V Error and the extended period to within 20 mV and 20%, respectively.
To decrease the comparator's delay, its quiescent current and consequently power consumption must increase [9] . The exact nature of the delay-power trade-off depends on overdrive and topology and manifests itself as a combination of bandwidth-and slew-rate-limited events, both of which require more current for faster response. Mitigating the adverse effects of this trade-off is intrinsic in portable applications where battery life is many times defined by light load efficiency performance (e.g., idle mode), a good portion of which depends on the ramp generator circuit power consumption [10] .
SWITCHING REGULATORS
Switching regulators are quickly becoming vital building blocks for an increasing number of The SR latch ensures only one pair of set-reset events occurs per period. As a result, after a reset, the regulator cannot change state until the onset of the following pulse. The ramp must therefore be linear for the longest worst-case on-time condition, which occurs when duty-cycle D is at its maximum value. Duty-cycle D, however, is normally constrained to less than 90% to protect power switch M H from overheating and exceeding its power-rating limits. Without this protection, duty-cycle D could viably increase to such an extent that M H is mostly on and conducting exceedingly large current densities [5] . Consequently, the on-time should never exceed 90% of the period, so slightly less than 10% of the period can be dedicated to reset the ramp (Figure 2(b) ), which is the idea behind the proposed scheme. In other words, intrinsic characteristics of the PWM controllers are used to relax the specification of the comparators required in ramp generator circuit, significantly reducing their power consumption and increasing system efficiency at light loads. 5 
PROPOSED RAMP
The proposed scheme, shown in Figure 3 , charges a capacitor with constant charge current I Chg for 90% of the period, until an upper voltage limit is reached, and discharges it with discharge current I Dchg (I Dchg = 9I Chg ) for the remaining 10%, until the lower limit is surpassed and a new cycle begins.
As before, the ramp limits are set with two comparators and the resulting period is
since the negative ramp is now slew-rate limited, the comparator's delay has a lower impact on V Error .
For example, if a 100 mV peak-to-peak ramp with a 1 V/µs discharge rate is designed, a 20 nsdelay comparator is required to limit V Error and the period from varying less than 20 mV and 20%. In other words, a 20 ns-comparator in the proposed circuit ( Figure 3 ) produces the same results that a 2 ns-comparator does with the conventional approach. Replacing the constant discharge current or switch S Dchg with a high-resistance switch performs a similar function, but the uncorrelated processand temperature-dependence of the resistor introduces uncertainty in the discharge cycle and consequently frequency and the 10% duty-cycle region.
CIRCUIT DESIGN
The charge-discharge circuit and a comparator are the building blocks of the proposed ramp generator and their circuit realization are shown in Figure 4 . In the proposed charge-discharge circuit of Figure 4 (a), bias current I b and mirrors N0,1,2 and P1,2 set the charge-and discharge-current ratios. Switches N4 and P4 reduce transient on-off mirror glitches by preventing transistors N2 and P2 from turning off when they are disconnected from C.
The comparator should toggle when the ramp barely exceeds the upper and lower voltage 6 limits V H and V L , in other words, when input overdrive is at a minimum level. As a result, the design approach of the comparator is to gradually amplify a small overdrive with high bandwidth, low gain amplifiers until enough voltage drive exists to drive CMOS inverters, as shown in Figure 4 (b) [11] .
The first two stages are low gain, resistor-loaded differential amplifiers, which amplify the overdrive signal enough to drive a higher gain, mirror-loaded differential amplifier. Resistor loads are used instead of PMOS devices because they introduce lower parasitic capacitors to their respective ac nodes, thereby not slowing down the circuit. The higher gain, double to single-ended conversion amplifier then drives a class-A inverter, which, in turn, drives a digital CMOS inverter chain [11] .
EXPERIMENTAL RESULTS
The proposed ramp generator was designed and fabricated with a 0.5-µm CMOS process (chip photograph shown in Figure 5 ). An 8-bit counter was added to derive a low frequency clock from the output of the SR latch (S Dchg ). The 256 µA ramp generator (charger/discharger and two 32 ns-delay comparators) operates with supply voltages as low as 1.8 V. The high and low ramp limits are 1.4 V and 1.3 V (Figure 6(a) ). The circuit was tested and embedded within a current-mode PWM DC-DC converter chip whose results are in Figure 6 (b). The ramp in Figure 6 (a) was only 320 kHz because the probe capacitance slowed it down. Without the probe, the ramp had a switching frequency of 769 kHz, as proved by the PWM waveforms of Figure 6 (b). The 12 mV negative peak error of the probed 320 kHz signal extrapolates to a 28 mV peak error for the 769 kHz ramp, which closely agrees with simulations.
The proposed and conventional ramp generator circuits for switching regulators are compared in Table I . For the same rising ramp-rate and frequency, as required by a PWM DC-DC regulator, the proposed ramp generator requires much slower comparators than conventional schemes (20 ns vs. 2 ns). The cost is limited duty-cycle range (D ≤ 90%), but regulators are usually prevented from reaching these limits anyway, to protect the switches from overheating and exceeding power-rating 7 limits. More importantly, the resulting power savings from relaxing the performance of the comparator is crucial in portable electronics where light-loading power losses limit battery life.
CONCLUSIONS
In switching DC-DC regulators, linear ramp signals are only necessary through the duration of the maximum on-time of their respective systems and that is normally limited to within a maximum dutycycle of 90% to protect the converter from the adverse effects of short-circuit events. Consequently, roughly 10% of the period can be dedicated to controllably discharge the ramp, which is what is proposed in this paper to achieve low-power highly accurate ramp generators for DC-DC converters.
In all, the proposed technique relaxes the comparators' propagation delay requirements and therefore decreases their respective power needs, which is critical for switching regulator's circuits used in portable applications since light load efficiency has a significant impact on battery life. 
